|
GTIA V-Gate Over Scan Eliminator and Accessory Signal Break-Out Board
Back in the days of CRT TV's the visible image was cropped, with some of what was called 'over scan' wrapped around the edges of the CRT picture tube. When computer monitors got cheaper, more people starting using them instead of their TV's. The side effect of this transition resulted in less of the over scan image being chopped off. And this trend continued with the advent of modern HDTV's, which now display every bit of possible video coming out of the A8. As a result, some games and applications that take advantage of this normally 'hidden' area of the screen to hide various graphics manipulations (akin to racing the beam), now have every bit of these artifacts revealed. So the main idea behind the GTIA V-Gate board is to hide these areas that were never meant to be seen, by 'blacking' them out. The GTIA V-Gate board is meant to piggyback the existing GTIA chip, thus providing a 'no solder' installation. However due to keyboard clearance issues in some systems, removal of the original GTIA socket may be necessary (600/800XL). |
O-Scope showing Video Gate signal vs. Video Output
|
|
GTIA V-Gate
| ||||||||
There is an error in the design of this hardware.
It relates to the 'No-Color' non-selected state of the analog gate (U3). When not active, the floating input to the color amp needs to be tied to either GND or +5V dependent upon PAL or NTSC. The present device has no way to accomplish this. See 1088XEL schematic for a working example, and soon a better more automatic method will come from the 576NUC+ project.
DO NOT PURCHASE PCB --- A revised design will be required.
It relates to the 'No-Color' non-selected state of the analog gate (U3). When not active, the floating input to the color amp needs to be tied to either GND or +5V dependent upon PAL or NTSC. The present device has no way to accomplish this. See 1088XEL schematic for a working example, and soon a better more automatic method will come from the 576NUC+ project.
DO NOT PURCHASE PCB --- A revised design will be required.
Typical Installation with Other Possible Upgrades
Installation in XEGS
MCU GenLocked Timing Generator
Precise timing of the video gating aspect is performed by an embedded PIC MCU clocked by the GTIA's 3.58 Mhz OSC pin, and then boosted up to 14.318 Mhz by an internal x4 PLL. Video gating (over scan deletion) can be disabled by bringing the 'EN' designated MCU pin to ground (Vss), and with no connection it defaults to an 'enabled' state.
|
Microchip PIC MCU
|
|
When piggybacked with the Atari's GTIA chip, the board is fully functional without any additional connections. However if you wish to enable/disable or monitor this state, a switch and an LED can be connected to the V-Gate Control/ICSP header ( J2 ). This header also serves as the means to flash the MCU firmware. An additional header ( J1 ) breaks-out Accessory Support Signals for several of the popular A8 upgrades, thereby minimizing the number of wires that would otherwise need to be soldered to the A8 motherboard.
